verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

Refactor UART FIFO implementation: update top-level module and integrate RX/TX FIFO functionality

Browse Source
This commit is contained in:
Gamenight77
2025-05-07 09:46:43 +02:00
parent 86d4f5ddd2
commit abef18227c
8 changed files with 75 additions and 62 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
Semaine_4/UART_FIFO/scripts/gtkwave.bat
View File

@@ -1,3 +1,3 @@
@echo off
echo === Lancement de GTKWave ===
gtkwave runs/uart_tx_fifo.vcd
gtkwave runs/uart_rx_fifo.vcd