forked from tanchou/Verilog
Loopback fifo fonctionne mais avec 3 valeur de décalage
This commit is contained in:
796
Semaine_4/UART_FIFO/IP/verilog/rxuartlite.v
Normal file
796
Semaine_4/UART_FIFO/IP/verilog/rxuartlite.v
Normal file
File diff suppressed because it is too large
Load Diff
Reference in New Issue
Block a user