Fix UART RX module instantiation and update build script for correct file references

Browse Source

...

This commit is contained in:

Gamenight77

2025-05-07 11:07:42 +02:00

parent 83c40bee28

commit f990a6f6d3

3 changed files with 809 additions and 14 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

Semaine_4/UART/IP/verilog/rxuartlite.v

+796

File diff suppressed because it is too large Load Diff