1
0
forked from tanchou/Verilog
Commit Graph

2 Commits

Author SHA1 Message Date
Gamenight77
1811301ef2 Refactor ultrasonic_fpga and ultrasonic_sensor modules for improved functionality
- Initialized registers in ultrasonic_fpga to avoid undefined behavior.
- Modified state machine in ultrasonic_fpga to include a COMPUTE state for better echo measurement handling.
- Adjusted echo counting logic to ensure accurate distance calculation.
- Updated ultrasonic_sensor to allow for a more flexible trigger pulse timing by reducing the threshold for valid triggers.
2025-04-28 10:33:36 +02:00
Gamenight77
505f71974e New Week 2025-04-28 09:22:17 +02:00