verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
94 Commits 1 Branch 0 Tags
cac1a38dad895da953aa38e1373fcf78e25bcbd2
Commit Graph

1 Commits

Author SHA1 Message Date
Gamenight77
ec1c69cf8f Implement UART and ultrasonic sensor integration with FIFO for data transmission 2025-05-07 10:27:17 +02:00