verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
Files
0b764026a1e59826963975a7329d6fc6dfff3149
Verilog_Louis/Semaine_6/DHT11_UART/README.md
Louis TANCHOU 54bf6df85b Add DHT11 UART communication module and related components 
- Implemented a FIFO buffer in Verilog for data storage.
- Created a simplified UART transmitter (txuartlite) for serial communication.
- Developed a UART transmission FIFO (uart_tx_fifo) to manage data flow.
- Designed the top-level module (dht11_uart_top) to interface with the DHT11 sensor and handle data transmission.
- Added a testbench (tb_dht11) for simulating the DHT11 module functionality.
- Updated README with project description and command references.
- Created build and simulation scripts for both Linux and Windows environments.
- Added constraints file for hardware configuration.
- Implemented a state machine for managing measurement and data transmission.
2025-05-22 12:27:16 +02:00

387 B
Raw Blame History

ULTRASON VIA UART

Description

This project is designed to control an ultrasonic sensor using UART communication. The ultrasonic sensor is used to measure distance, and the data is transmitted via UART to a connected device.

Commands

0x01: Start one mesurement of the distance. 0x02: Start continuous mesurement of the distance. 0x03: Stop continuous mesurement of the distance.