forked from tanchou/Verilog
Louis TANCHOU
54bf6df85b
- Implemented a FIFO buffer in Verilog for data storage. - Created a simplified UART transmitter (txuartlite) for serial communication. - Developed a UART transmission FIFO (uart_tx_fifo) to manage data flow. - Designed the top-level module (dht11_uart_top) to interface with the DHT11 sensor and handle data transmission. - Added a testbench (tb_dht11) for simulating the DHT11 module functionality. - Updated README with project description and command references. - Created build and simulation scripts for both Linux and Windows environments. - Added constraints file for hardware configuration. - Implemented a state machine for managing measurement and data transmission.
5 lines
101 B
Bash
Executable File
5 lines
101 B
Bash
Executable File
#!/bin/bash
|
|
|
|
echo "=== Lancement de GTKWave ==="
|
|
gtkwave runs/sim.vcd
|
|
echo "=== GTKWave terminé ===" |