This website requires JavaScript.
Explore
Help
Sign In
verlan
/
Verilog_Louis
Watch
1
Star
0
Fork
0
You've already forked Verilog_Louis
forked from
tanchou/Verilog
Code
Pull Requests
Activity
Files
a792f85adf274a76a5936b033774f6c325d1be06
Verilog_Louis
/
Semaine_4
/
UART_ULTRASON
/
IP
/
verilog
History
Gamenight77
83c40bee28
Fix build script and update state machine in UART loopback module
2025-05-07 10:39:52 +02:00
..
fifo.v
Implement UART and ultrasonic sensor integration with FIFO for data transmission
2025-05-07 10:27:17 +02:00
uart_tx_fifo.v
Implement UART and ultrasonic sensor integration with FIFO for data transmission
2025-05-07 10:27:17 +02:00
uart_tx.v
Implement UART and ultrasonic sensor integration with FIFO for data transmission
2025-05-07 10:27:17 +02:00
ultrasonic_fpga.v
Fix build script and update state machine in UART loopback module
2025-05-07 10:39:52 +02:00
