verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

Remove unnecessary closing parenthesis in counter module

Browse Source
This commit is contained in:
Gamenight77
2025-03-22 10:11:16 +01:00
parent 7bd92ebe98
commit 2c08e4bbbe
1 changed files with 0 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
Introduction/counter/counter.v
View File

@@ -11,6 +11,5 @@ module counter (
else else
count <= count + 1; count <= count + 1;
end end
);
endmodule endmodule