verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
3 Commits 1 Branch 0 Tags
2c08e4bbbe53570d775bde7d4edafef8bb8e9882
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE

README.md

Verilog

Description
No description provided
Readme 218 MiB
Languages
Verilog 75.7%
Tcl 9.8%
Batchfile 5%
Shell 3.5%
Python 3.1%
Other 2.8%