forked from tanchou/Verilog
Add DHT11 UART communication module and related components
- Implemented a FIFO buffer in Verilog for data storage. - Created a simplified UART transmitter (txuartlite) for serial communication. - Developed a UART transmission FIFO (uart_tx_fifo) to manage data flow. - Designed the top-level module (dht11_uart_top) to interface with the DHT11 sensor and handle data transmission. - Added a testbench (tb_dht11) for simulating the DHT11 module functionality. - Updated README with project description and command references. - Created build and simulation scripts for both Linux and Windows environments. - Added constraints file for hardware configuration. - Implemented a state machine for managing measurement and data transmission.
This commit is contained in:
17
Semaine_6/DHT11_UART/scripts/linux/simulate.sh
Executable file
17
Semaine_6/DHT11_UART/scripts/linux/simulate.sh
Executable file
@@ -0,0 +1,17 @@
|
||||
#!/bin/bash
|
||||
|
||||
echo "=== Simulation avec Icarus Verilog ==="
|
||||
|
||||
OUT="runs/sim.vvp"
|
||||
TOP="tb_dht11"
|
||||
DIRS=("src/verilog" "tests/verilog")
|
||||
|
||||
FILES=()
|
||||
for dir in "${DIRS[@]}"; do
|
||||
for file in "$dir"/*.v; do
|
||||
FILES+=("$file")
|
||||
done
|
||||
done
|
||||
|
||||
iverilog -g2012 -o "$OUT" -s "$TOP" "${FILES[@]}"
|
||||
vvp "$OUT"
|
Reference in New Issue
Block a user