1
0
forked from tanchou/Verilog
Commit Graph

2 Commits

Author SHA1 Message Date
Gamenight77
66fa5b2650 Add initial design files for 27 MHz clock counter
- Created tangnano20k.cst to define I/O locations for clock, button, and LEDs.
- Implemented top.v module to instantiate the counter with clock and button inputs, and 4-bit count output.
2025-04-15 08:59:40 +02:00
8e7615d669 Initial commit 2025-03-22 09:16:50 +01:00