forked from tanchou/Verilog
1811301ef2
- Initialized registers in ultrasonic_fpga to avoid undefined behavior. - Modified state machine in ultrasonic_fpga to include a COMPUTE state for better echo measurement handling. - Adjusted echo counting logic to ensure accurate distance calculation. - Updated ultrasonic_sensor to allow for a more flexible trigger pulse timing by reducing the threshold for valid triggers.