This website requires JavaScript.
Explore
Help
Sign In
verlan
/
Verilog_Louis
Watch
1
Star
0
Fork
0
You've already forked Verilog_Louis
forked from
tanchou/Verilog
Code
Pull Requests
Activity
Files
1d39c68b5c05663af84d7b0f7a23984721410f05
Verilog_Louis
/
Semaine_4
History
Gamenight77
1d39c68b5c
Refactor uart_tx module to implement FIFO functionality with write and read pointers
2025-05-05 15:29:45 +02:00
..
FIFO
Refactor uart_tx module to implement FIFO functionality with write and read pointers
2025-05-05 15:29:45 +02:00
UART
Add LED indication for RX signal in top_uart_loopback module
2025-05-05 14:54:40 +02:00
