verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
Files
c8f108e01d433227754487b41b4c7ad2fc99e95c
Verilog_Louis/Semaine 1
History
Gamenight77 c8f108e01d Add Ultrasonic FPGA module and simulation testbench 
- Implemented the ultrasonic_fpga module to handle ultrasonic sensor operations including triggering and measuring distance.
- Added a simulation testbench (ultrasonic_sim) to validate the functionality of the ultrasonic_fpga module.
- The module includes state management for triggering the sensor and measuring the echo duration to calculate distance.
- Simulation includes initialization, triggering the sensor, and checking the output distance.
2025-04-16 13:30:41 +02:00
..
Ultrasonic
Add Ultrasonic FPGA module and simulation testbench
2025-04-16 13:30:41 +02:00