This website requires JavaScript.
Explore
Help
Sign In
verlan
/
Verilog_Louis
Watch
1
Star
0
Fork
0
You've already forked Verilog_Louis
forked from
tanchou/Verilog
Code
Pull Requests
Activity
Files
e651a94dbe5862914525d6e700ceb1b4a434e4a3
Verilog_Louis
/
Introduction
/
counter
History
Louis TANCHOU
e651a94dbe
First simulation
2025-03-22 10:19:11 +01:00
..
counter_tb.out
First simulation
2025-03-22 10:19:11 +01:00
counter.v
Remove unnecessary closing parenthesis in counter module
2025-03-22 10:11:16 +01:00
dump.vcd
First simulation
2025-03-22 10:19:11 +01:00
tb_counter.v
First simulation
2025-03-22 10:19:11 +01:00