1
0
forked from tanchou/Verilog
Files
Verilog_Louis/Semaine_4/UART/src/verilog/top_uart_loopback.v

84 lines
1.8 KiB
Coq
Raw Normal View History

2025-05-05 14:52:01 +02:00
module top_uart_loopback (
input wire clk, // 27 MHz
input wire rx,
output wire tx,
output reg [5:0] leds
);
wire rx_received;
wire [7:0] rx_data;
reg [7:0] tx_data;
reg tx_enable;
wire tx_ready;
initial begin
2025-05-06 09:42:26 +02:00
leds = 6'b111111;
2025-05-05 14:52:01 +02:00
end
// === UART RX ===
rxuartlite uart_rx_inst (
.i_clk(clk),
.i_reset(1'b0),
.i_uart_rx(rx),
.o_wr(rx_received),
.o_data(rx_data)
2025-05-05 14:52:01 +02:00
);
// === UART TX ===
uart_tx uart_tx_inst (
2025-05-05 14:52:01 +02:00
.clk(clk),
.rst_p(1'b0),
.data(data_const),
.tx_enable(tx_enable),
.tx_ready(tx_ready),
.tx(tx)
2025-05-05 14:52:01 +02:00
);
2025-05-06 09:42:26 +02:00
// === FSM avec délai ===
localparam IDLE = 0, WAIT = 1, SEND = 2;
reg [1:0] state = IDLE;
reg [8:0] delay_counter = 0;
2025-05-05 14:52:01 +02:00
always @(posedge clk) begin
leds[5] <= rx;
2025-05-06 09:42:26 +02:00
leds[4] <= tx;
2025-05-05 14:52:01 +02:00
case (state)
IDLE: begin
tx_enable <= 0;
2025-05-06 09:42:26 +02:00
delay_counter <= 0;
2025-05-05 14:52:01 +02:00
if (rx_received && tx_ready) begin
tx_data <= rx_data;
2025-05-06 09:42:26 +02:00
state <= WAIT;
leds[0] <= 0;
leds[1] <= 1;
2025-05-06 09:42:26 +02:00
end
end
WAIT: begin
if (tx_ready) begin
tx_enable <= 1;
2025-05-05 14:52:01 +02:00
state <= SEND;
2025-05-06 09:42:26 +02:00
end else begin
tx_enable <= 0;
2025-05-05 14:52:01 +02:00
end
end
SEND: begin
if (!tx_ready) begin // Attendre que la transmission commence
tx_enable <= 0;
end else if (tx_ready && tx_enable == 0) begin
state <= IDLE; // Transmission terminée, retour à lattente
end
2025-05-05 14:52:01 +02:00
2025-05-06 09:42:26 +02:00
leds[0] <= 0;
leds[1] <= 0;
2025-05-05 14:52:01 +02:00
end
endcase
end
2025-05-06 09:42:26 +02:00
endmodule